Absrracf -A monolithically integrated p-i-n FET amplifier has been fabricated using ion-implanted indium phosphide (InP) JFET's. The vertically integrated material structure consists of a vapor phase epitaxy (VPE) grown InCaAs photoabsorption layer and a metal organic chemical vapor deposition (MOCVD) grown Fe-doped semi-insulating layer. A Zn diffusion was performed to complete the p-i-n photodiode. High-performance fully implanted InP JFET's were used to form the integrated amplifier with a symmetrical design to remove the dc offset. With a receiver sensitivity of ~ 36.4 dBm measured at 200-Mbit/s NRZ for IO RER, it is easily the most sensitive monolithic p-i-n FET preamp yet reported in this frequency range. The p-i-n amplifier has a dynamic range of 15 dH.
I. INTRODUC rioN HE OPTICAL communication systems developed in this
T decade use both short-(0.8-0.9 pm) and long-(1.3-1.6 pni) wavelength regions, but due to the lower attenuation transmission windows in silica fibers in the long-wavelength region. the GaInAsP alloy materials grown lattice matched to indium phosphide (InP) have drawn much attention. The InPbased optoelectronics integrated circuits (OEIC's), therefore, have become an important component for communication systems to be built in the future. In order to build such integrated circuits. one requires a good electronics technology. Unlike Si and GaAs, however, InP does not have a wellestablished FET technology. Due to gate-semiconductor interfacial problems, the metal-insulator-semiconductor (MIS) and metal-semiconductor (MES) FET's do not appear to be practical in InP. InP JFET's have demonstrated good performance and may be the device of choice until the problems with other options can be solved.
Several groups have reported long-wavelength integrated p-i-n FET photodetector devices using InPiInGaAs FET's operating at various bit rates [1]- [5] , but the sensitivities were relatively low. In [6] , an alternative approach has been taken to fabricate MESFET's on a GaAs layer grown lattice mismatched to an InP substrate. Among the reported p-i-n FET devices. only [5] complete amplifier, including a level-shifting buffer stage. We report in this paper the fabrication and performance of an integrated p-i-n FET amplifier with high sensitivity. The amplifier is made using high-performance fully ion-implanted InP JFET's and, therefore, only materials grown lattice matched to an InP substrate are used. Fig. 1 shows schematically the structure of the integrated p-i-n JFET device. The material was grown on an nt-InP substrate in two steps. The first growth was done by chloride vapor phase epitaxy (VPE) [7] . Following the growth of an undoped InP buffer, a 3.5-pm-thick I%,ssGq 4 7 A~ layer with an electron concentration less than 1 x IOi5 cm ~ was grown and capped by another layer of undoped InP. The second growth was done by atmospheric pressure metal organic chemical vapor deposition (MOCVD) [8] , [9] and resulted in a 3-pm-thick Fe doped semi-insulating InP layer with a typical resistivity higher than lo7 Cl.cm.
DEVICE STRUCTURE AND FABRICATION
The wafer with grown epilayers was then subjected to a series of ion implantations to form the JFET. The details of the ion implantation and activation are similar to those reported earlier [lo] . The channel was formed by implanting 29Si, and it was followed by the source-drain implant to form highly doped regions. Subsequently, As/Be coimplant was used to form the p + gate region. All implants were selective, non-selfaligned using SIN, and photoresist as an implantation mask. The implanted wafer was then activated in a rapid thermal annealer (RTA) using a dielectric capping layer.
Following deposition of a SIN, passivation layer, the Zn diffusion to form the p-i-n diode was performed using an evaporated film of zinc phosphide patterned by a lift-off. Diffusion was performed in an RTA, and the resulting p-n junction was located near the InP-InGaAs interface. Further details of the p-i-n fabrication will be reported elsewhere. The rest of the device processing consists of three metallization steps: for the gates, sources and drains, and interconnects. on the MOCVD-grown SI layer. From the JFET's used in this work. a transconductance g, of 100 mS/mm was measured at Vx, = 0. With C,, of 1.8 pF/mm, a 3-dB cutoff frequency g,,,/ (27rC,,) of 9 GHz is calculated. Fig. 2 shows the circuit diagram of the integrated p-i-n JFET amplifier and the microphotograph of a fabricated chip. The p-i-n's are fabricated into a 75-pm-diameter circle. Within the circle, the p-contact metal is defined as a 10-pmwide ring. The p-i-n has a dark current of 10 nA and a capacitance of 0.25 pF at -5 V . A 30-kQ resistor was also fabricated using the channel implant to serve as a feedback resistor for the amplifier.
Thc amplifier consists of a symmetrical design which, as described in [ I 11, results in negligible dc output offset. All FET's are 100 pm width, and the level-shifting diodes are implemented with p-n junctions 10 x 200 pm2 in area. At V,, = 0. an open-loop voltage gain of 5.5 was measured from the amplifier.
The fabricated p-i-n amplifier circuit has been mounted on a ceramic carrier for optical sensitivity measurements. Bondwire connections were made from the chip to the ceramic carrier tor power supply and ground connections and also to form the transimpedance configuration. Only two powersupply voltages ( Vdd = -V, = 5 V) were used.
A bandwidth of 40 MHz was measured from the p-i-n amplifier in transimpedance configuration. The bandwidth was limited by the RC delay at the amplifier input where R is the effective resistance (feedback resistance/(open-loop gain + 1)) and C is the total capacitance (p-i-n, FET, and stray capacitance). The output was equalized to obtain a 100-MHz bandwidth.
The sensitivity measurement was performed at 200-Mbitis NRZ format. Detected power was measured for several biterror rates (BER's) (Fig. 3) . For BER, the sensitivity was -36.4 dBm. We believe that this is the best sensitivity reported to date from a p-i-n FET device designed for 1.3-1.55-pm wavelength at this bit rate. The insert in Fig. 3 shows an eye diagram taken at 200 Mbit/s for Fig. 4 shows the peak-to-peak amplifier output voltage as a BER.
function of detected optical power. For every 3-dB increment of the optical power, the amplifier output doubles until it saturates. From the minimum detected power of -36.4 dBm (at BER) to the saturated knee point, a dynamic range of 15 dB is measured.
IV . CONCLUSION
An InGaAs p-i-n has been monolithically integrated with a full amplifier circuit using InP JFET's to achieve high sensitivity. The fully implanted FET's were fabricated on an MOCVD-grown semi-insulating InP layer together with a diffused p-i-n. A receiver sensitivity of -36.4 dBm was measured at 200-Mbit/s NRZ for BER. This sensitivity can be improved by reducing the gate length of the FET's and capacitance of the p-i-n. The absence of a dc offset at the output of the symmetrical amplifier facilitates the cascading of multiple stages, which will further enhance the sensitivity.
